## What is claimed is:

1 2

3

4

2

3

5

6 7

8

1

2

3

1

2

4

5 6

7

8

		comprising:

- a semiconductor substrate in which a trench is formed;
- a liner layer formed of a multi-layer of a silicon nitride layer and a silicon oxide layer on the sidewalls and bottom of the trench by atomic layer deposition; and
- 5 a buried insulating layer filled in the trench without a void.
- 1 2. The semiconductor device according to claim 1, further comprising:
  - a plurality of gate stack patterns formed on the semiconductor substrate on which the trench and the buried insulating layer are formed;
    - a plurality of gate spacers formed on the sidewalls of the gate stack patterns;
  - a first bubble prevention layer formed of a multi-layer of a silicon oxide layer and a silicon nitride layer on the gate spacers by atomic layer deposition; and
  - a first filling insulating layer filled without a void between the gate stack patterns on the first bubble prevention layer.
  - The semiconductor device according to claim 2, wherein the gate spacers
    are formed of a multi-layer of a silicon oxide layer and a silicon nitride layer by atomic
    layer deposition.
  - 4. The semiconductor device according to claim 2, further comprising: a plurality of bit line stack patterns formed on the first filling insulating layer; a plurality of bit line spacers formed on the sidewalls of the bit line stack patterns; a second bubble prevention layer formed of a multi-layer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and on the bit line stack patterns by atomic layer deposition; and
  - a second filling insulating layer filled without a void between the bit line stack patterns on the second bubble prevention layer.

2

1

2

- The semiconductor device according to claim 4, wherein the bit line spacers are formed of a multi-layer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.
- 1 6. The semiconductor device according to claim 1, wherein an oxide layer is
  2 formed by thermal oxidation or atomic layer deposition on the sidewalls and bottom of
  3 the trench before a liner layer is formed on the sidewalls and bottom of the trench.
- The semiconductor device according to claim 2, wherein each gate stack
  pattern is formed by sequentially stacking a gate insulating layer, a first gate conductive
  layer, a second gate conductive layer, and a gate capping layer.
- 1 8. The semiconductor device according to claim 7, wherein the gate 2 insulating layer is formed of a silicon oxide layer.
- 1 9. The semiconductor device according to claim 7, wherein the first gate conductive layer is formed of an impurity-doped polysilicon layer.
  - The semiconductor device according to claim 7, wherein the second gate conductive layer is formed of a metal silicide layer.
  - The semiconductor device according to claim 7, wherein the gate capping layer is formed of a silicon nitride layer.
- 1 12. The semiconductor device according to claim 4, wherein each bit line 2 stack pattern is formed by sequentially stacking a barrier metal layer, a bit line 3 conductive layer, and a bit line capping layer.
- 1 13. A semiconductor device comprising:
- 2 a semiconductor substrate in which a trench is formed;
- 3 a liner layer formed on the sidewalls and bottom of the trench;
- 4 a buried insulating layer filled in the trench:

14

15 16

17

18

1

3

4

1

2

3

1 2

3

5

1 2

5	a plurality of gate stack patterns formed on the semiconductor substrate;
6	a plurality of gate spacers formed on the sidewalls of the gate stack patterns;
7	a first bubble prevention layer formed of a multi-layer of a silicon oxide layer and
8	a silicon nitride layer on the gate spacers and on the patterned gate stacks by atomic
9	layer deposition;
10	a first filling insulating layer filled without a void between the gate stack patterns
11	on the first bubble prevention layer;
12	a plurality of bit line stack patterns formed on the first filling insulating layer;

a plurality of bit line stack patterns formed on the first filling insulating layer; a plurality of bit line spacers formed on the sidewalls of the bit line stack patterns; a second bubble prevention layer formed of a multi-layer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and the bit line stack patterns by atomic layer deposition; and

a second filling insulating layer filled without a void between the bit line stack patterns on the second bubble prevention layer.

- 14. The semiconductor device according to claim 13, wherein the liner layer is formed of a multi-layer of a silicon nitride layer and a silicon oxide layer by atomic layer deposition, and the gate spacers and the bit line spacers are formed of a multi-layer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.
- 15. The semiconductor device according to claim 13, wherein an oxide layer is formed by thermal oxidation or atomic layer deposition on the sidewalls and bottom of the trench before a liner layer is formed on the sidewalls and bottom of the trench.
  - A method for fabricating a semiconductor device, the method comprising: forming a trench to a depth in a semiconductor substrate;

forming a liner layer formed of a multi-layer of a silicon nitride layer and a silicon oxide layer on the sidewalls and bottom of the trench by atomic layer deposition; and forming a buried insulating layer filled in the trench without a void.

 The method for fabricating a semiconductor device according to claim 16, wherein the liner layer is formed without a vacuum break.

- 18. The method for fabricating a semiconductor device according to claim 16, wherein the silicon nitride layer forming the liner layer is formed using silicon source of silane (SiH<sub>4</sub>), Si-alkyl, Si-halide, or Si-amide, and a nitrifying agent of ammonia, plasma ammonia, or plasma nitrogen.
- 19. The method for fabricating a semiconductor device according to claim 16, wherein the silicon oxide layer forming the liner layer is formed using silicon source of silane (SiH<sub>4</sub>), Si-alkoxide, Si-alkyl, Si-halide, or Si-amide, and an oxidizing agent of water (H<sub>2</sub>O), hydrogen peroxide, ozone, plasma O<sub>2</sub>, N<sub>2</sub>O, or plasma N<sub>2</sub>O.
- 20. The method for fabricating a semiconductor device according to claim 16, wherein an oxide layer is formed by thermal oxidation or atomic layer deposition on the sidewalls and bottom of the trench before a liner layer is formed on the sidewalls and bottom of the trench.
- 21. The method for fabricating a semiconductor device according to claim 16, further comprising the steps of:

forming a plurality of gate stack patterns on the semiconductor substrate in which the trench and the buried insulating layer are formed;

forming a plurality of gate spacers on the sidewalls of the gate stack patterns; forming a first bubble prevention layer of a multi-layer of a silicon oxide layer and a silicon nitride layer on the gate spacers and the gate stack patterns by atomic layer deposition; and

forming a first filling insulating layer without a void between the gate stack patterns on the first bubble prevention layer.

- 22. The method for fabricating a semiconductor device according to claim 21, wherein the gate spacers are formed of a multi-layer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.
- 23. The method for fabricating a semiconductor device according to claim 21, further comprising the steps of:

9

10

1

2

3

1

2

3

1

2

1

2

1

3	forming a plurality of bit line stack patterns on the first filling insulating layer;		
4	forming a plurality of bit line spacers on the sidewalls of the bit line stack		
5	patterns;		
6	forming a second bubble prevention layer of a multi-layer of a silicon oxide laye		

forming a second bubble prevention layer of a multi-layer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and the bit line stack patterns by atomic layer deposition; and

forming a second filling insulating layer without a void between the bit line stack patterns on the second bubble prevention layer.

- 1 24. The method for fabricating a semiconductor device according to claim 22, 2 wherein the second bubble prevention layer is formed without a vacuum break.
  - 25. The method for fabricating a semiconductor device according to claim 22, wherein the bit line spacers are formed of a multi-layer of a silicon nitride layer and a silicon oxide layer by atomic layer deposition.
  - 26. The method for fabricating a semiconductor device according to claim 20, wherein each gate stack pattern is formed by sequentially stacking a gate insulating layer, a first gate conductive layer, a second gate conductive layer, and a gate capping layer.
  - 27. The method for fabricating a semiconductor device according to claim 26, wherein the gate insulating layer is formed of a silicon oxide layer.
- 1 28. The method for fabricating a semiconductor device according to claim 26, wherein the first gate conductive layer is formed of an impurity-doped polysilicon layer.
  - The method for fabricating a semiconductor device according to claim 26, wherein the second gate conductive layer is formed of a metal silicide layer.
  - The method for fabricating a semiconductor device according to claim 26,
     wherein the gate capping layer is formed of a silicon nitride layer.

1 2 3

4

5

6

7 8

9

10

11 12

13

14

15

16 17

18

19 20

21 22

1

2

3

4 5

	•
31. The	method for fabricating a semiconductor device according to claim 22,
wherein each bit l	ine stack pattern is formed by sequentially stacking a barrier metal
layer, a bit line cor	nductive layer, and a bit line capping layer.
	the distribution as a series and takes devices the mothed comprising
	ethod for fabricating a semiconductor device, the method comprising
the steps of:	
forming a tr	ench on a semiconductor substrate with a predetermined depth:

forming a liner layer of a multi-layer of a silicon nitride layer and a silicon oxide layer on the sidewalls and bottom of the trench by atomic layer deposition;

forming a buried insulating layer filled in the trench without a void;

forming a plurality of gate stack patterns on the semiconductor substrate on which the trench and the buried insulating layer are formed;

forming a plurality of gate spacers on the sidewalls of the gate stack patterns;

forming a first bubble prevention layer of a multi-layer of a silicon oxide layer and a silicon nitride layer on the gate spacers and the gate stack patterns by atomic layer deposition;

forming a first filling insulating layer without a void between the gate stack patterns on the first bubble prevention layer;

forming a plurality of bit line stack patterns on the first filling insulating layer;

forming a plurality of bit line spacers on the sidewalls of the bit line stack patterns;

forming a second bubble prevention layer of a multi-layer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and the bit line stack patterns by atomic laver deposition; and

forming a second filling insulating layer without a void between the bit line stack patterns on the second bubble prevention layer.

The method for fabricating a semiconductor device according to claim 32, 33. wherein the liner layer is formed of a multi-layer of a silicon nitride layer and a silicon oxide layer by atomic layer deposition, and the gate spacers and the bit line spacers are formed of a multi-layer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.

- The method for fabricating a semiconductor device according to claim 32, 1 wherein the liner layer, the gate spacers, the first bubble prevention layer, the bit line 2 spacers, or the second bubble prevention layer are formed without a vacuum break. 3
- The method for fabricating a semiconductor device according to claim 32, 35. wherein an oxide layer is formed by thermal oxidation or atomic layer deposition on the 2 sidewalls and bottom of the trench before a liner layer is formed on the sidewalls and 3 bottom of the trench. 4